_AHDLCDCB Struct Reference
#include <dev/ahdlc.h>
Detailed Description
Asynchronous HDLC device information structure.
The start of this structure is equal to the UARTDCB structure.
Field Documentation
|
|
Hardware base address.
This is a copy of the base address in the NUTDEVICE structure and required by the interrupt routine. |
|
|
HDLC mode change event queue.
The frame receiver thread is waiting on this queue until the device is switched to HDLC mode. |
|
|
Input buffer.
This buffer is filled by the the receiver interrupt, so the contents of the buffer is volatile. |
|
|
Input buffer index for next incoming byte.
This volatile index is incremented by the receiver interrupt. |
|
|
Queue of threads waiting for a character in the input buffer.
Threads are added to this queue when the output buffer is empty. |
|
|
Output buffer index for next outgoing byte.
This volatile index is incremented by the transmit interrupt. |
|
|
Queue of threads waiting for output buffer empty.
Threads are added to this queue when the output buffer is full or when flushing the output buffer. |